Reducing Solid State Drive Read Latency by Optimizing Read-Retry
Extended Abstract

Jisung Park∗  Myungsuk Kim†  Myoungjun Chun†  Lois Orosa∗  Jihong Kim†  Onur Mutlu∗
∗ETH Zürich  †Seoul National University

1. Motivation
This work tackles the performance degradation of modern NAND flash-based SSDs due to a large number of read-retry operations essential to ensuring the reliability of stored data. While 3D NAND technology and multi-level cell (MLC) techniques enable continuous increase of storage density, they also negatively affect the reliability of modern NAND flash chips. NAND flash memory stores data as the threshold voltage ($V_{TH}$) of each flash cell, which depends on the amount of charge in the cell. New cell designs and organizations in 3D NAND flash memory cause a flash cell to more easily leak its charge [3, 4, 20, 21]. In addition, MLC technology significantly reduces the margin between different $V_{TH}$ levels to store multiple bits in a single cell. Consequently, the $V_{TH}$ level of a 3D NAND flash cell with advanced MLC techniques (e.g., triple-level cell (TLC) [16] or quad-level cell (QLC) [15, 17]) can quickly shift beyond the read-reference voltage $V_{REF}$ after programming, which results in an error when reading the cell.

To provide reliability guarantees for stored data, a modern SSD commonly adopts two main approaches. First, a modern SSD employs a strong error-correcting code (ECC) that can detect and correct several tens of raw bit errors (e.g., 72 bits per 1-KiB codeword [24]). Second, when ECC fails to correct all bit errors, the SSD controller performs a read-retry operation [6] that reads the erroneous page again with slightly-adjusted $V_{REF}$ values. Since bit errors occur due to shift of the $V_{TH}$ levels of flash cells beyond the $V_{REF}$ values, sensing the cells with appropriately-shifted $V_{REF}$ values can greatly reduce the number of raw bit errors [2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 14, 19, 20, 21, 25].

Even though read-retry is essential to ensuring the reliability of modern NAND flash memory, it comes at the cost of significant performance degradation. A read-retry operation repeats a retry step that reads the target page while adjusting $V_{REF}$ until it finds a $V_{REF}$ value that allows the page’s raw bit-error rate (RBER) to be lower than the ECC correction capability. Recent work [25] shows that a modern SSD with long retention ages (i.e., how long data is stored) and high program/erase (P/E) cycles (i.e., how many program/erase operations are performed) suffers from a large number of read-retry operations, which in turn increases the read latency linearly with the number of retry steps. Our experimental characterization using 160 real 3D TLC NAND flash chips, in this work, shows that a read frequently incurs multiple retry steps even under modest operating conditions (e.g., on average 4.5 retry steps under a 3-month data retention age at zero P/E cycles, i.e., at the beginning of SSD lifetime).

Considering that (1) read-retry operations would occur even more frequently in newer NAND flash memory, and (2) many key applications in modern computing systems (e.g., key-value stores and graph analytics) require high read performance on storage devices, it is important to minimize the performance overhead of read-retry operations.

2. Limitations of the State of the Art

To mitigate the performance overhead of read-retry operations, prior works [9, 10, 19, 21, 25] propose to keep track of pre-optimized $V_{REF}$ values for each page to use them for future read requests. For example, Shim et al. [25] propose to read a page using $V_{REF}$ values that have been recently used for a read-retry operation on other pages exhibiting similar error characteristics with the page to read. By starting a read (and retry) operation with the $V_{REF}$ values close to the optimal read-reference voltage ($V_{OPT}$) values, their proposal significantly reduces the number of retry steps in modern NAND flash-based SSDs.

Although prior techniques are effective at reducing the number of retry steps on an erroneous page, read-retry is a fundamental problem hard to completely avoid in modern SSDs. For example, the state-of-the-art technique described above can reduce about 70% of retry steps, but every read incurs at least three retry steps in an aged SSD [25]. This is because, in modern NAND flash memory, the $V_{TH}$ levels of flash cells change quickly and significantly over time, which makes it extremely difficult to identify the exact $V_{REF}$ values that can avoid read-retry before reading the target page.

3. Key Insights

We identify new opportunities to reduce the read-retry latency by exploiting two advanced features in modern SSDs: (1) the Cache Read command [18, 22, 23] and (2) strong ECC engine. First, we find that it is possible to reduce the total execution time of a read-retry operation using the Cache Read command that allows a NAND flash chip to perform consecutive reads in a pipelined manner. Since each retry step is effectively the same as a regular page read, the Cache Read also enables concurrent execution of consecutive retry steps.

Second, we find that a large ECC-capability margin exists in the final retry step. This may sound contradictory as a read-retry occurs only when the page’s RBER exceeds the ECC capability, i.e., when there is no ECC-capability margin. However, when a read-retry operation succeeds, the page is eventually read without any uncorrectable error, which means that there always exists a positive ECC-capability margin in the final retry step. We hypothesize that the ECC-capability margin is large due to two reasons. First, a modern SSD uses a strong ECC that can correct several tens of raw bit errors in a codeword. Second, in the final retry step, the page can be read by using near-optimal $V_{REF}$ values that drastically decrease the page’s RBER. If we can leverage the large ECC-
We develop two new read-retry mechanisms that effectively reduce the latency of every retry step. Doing so can allow not only the final retry step to quickly read the page without uncorrectable errors but also the earlier retry steps (which would fail anyway with the default latency) to be finished more quickly. To validate our hypothesis, we characterize (1) the ECC-capability margin in each retry step and (2) the impact of reducing the latency on the page’s RBER, using 160 real 3D TLC NAND flash chips. The results show that we can safely reduce the latency of each retry step by 25% even under the worst operating conditions prescribed by manufacturers (e.g., a 1-year data retention age [13] at 1.5K P/E cycles [24]).

The optimization opportunities that we identify enable new techniques that reduce the latency of each retry step without increasing the number of retry steps. Such techniques can effectively complement existing techniques [9, 10, 19, 21, 25] that aim to reduce the number of retry steps on an erroneous page.

4. Main Artifacts

We develop two new read-retry mechanisms that effectively reduce the read-retry latency. First, we propose Pipelined Read Retry (PR2) that performs consecutive retry steps in a pipelined manner using the CACHE READ command. Unlike the regular read-retry mechanism that starts a retry step after finishing the previous step, PR2 performs page sensing of a retry step during data transfer of the previous step, which removes data transfer and ECC decoding from the critical path of a read-retry operation, reducing the latency of a retry step by 28.5%.

Second, we introduce Adaptive Read Retry (AR2), which performs each retry step with reduced page-sensing latency \( t_R \), leading to a further 25% latency reduction even under the worst operating conditions. Since reducing \( t_R \) inevitably increases the read page’s RBER, an excessive \( t_R \) reduction can potentially cause the final retry step to fail to read the page without uncorrectable errors. This, in turn, introduces one or more additional retry steps, which could increase the overall read latency. To avoid increasing the number of retry steps, AR2 uses the best \( t_R \) value for a certain operating condition that we find via extensive and rigorous characterization of 160 real 3D NAND flash chips.

Our two techniques require only small modifications to the SSD controller or firmware but no change to underlying NAND flash chips. This makes our techniques easy to integrate into an SSD along with existing read-retry mitigation techniques that aim to reduce the number of retry steps.

We evaluate our techniques using MQSim [1, 26], an open-source multi-queue SSD simulator. We extend MQSim to simulate more realistic read-retry characteristics in modern SSDs based on our real-device characterization results. We also evaluate the performance improvement of our techniques when combined with a state-of-the-art technique [25]. We use six real-world workloads with different I/O characteristics while varying the data retention age and P/E-cycle count.

5. Key Results and Contributions

Our main evaluation results show that PR2 and AR2, when combined, significantly improve the SSD response time, by up to 50.8% (35.7% on average) over a high-end SSD. Compared to a state-of-the-art baseline [25], our proposal further reduces SSD response time by up to 31.5% (21.8% on average) in read-dominant workloads.

This paper makes the following key contributions:

- To our knowledge, this work is the first to identify new opportunities to reduce the latency of each retry step by exploiting advanced architectural features in modern SSDs.
- Through extensive and rigorous characterization of 160 real 3D TLC NAND flash chips, we make three new observations on modern NAND flash memory. First, a read-retry operation with multiple retry steps frequently occurs even under modest operating conditions. Second, when a read-retry occurs, there is a large ECC-capability margin in the final retry step even under the worst operating conditions. Third, there is substantial margin in read-timing parameters, which enables safe reduction of the read-retry latency.
- Based on our findings and characterization results, we propose two new techniques, PR2 and AR2, which effectively reduce the latency of each retry step, thereby reducing overall read latency and thus improving application performance. Our techniques require only very small changes to the SSD controller or firmware. By reducing the latency of each retry step while keeping the same number of retry steps during a flash read, our proposal effectively complements existing techniques [9, 10, 19, 21, 25] that aim to reduce the number of retry steps, as we empirically demonstrate in the paper.

Why ASPLOS? Our work emphasizes the synergy between two fundamental aspects of storage systems: (1) firmware (i.e., system software) and (2) architecture. Read-retry is an essential mechanism in SSD firmware to ensure the reliability of storage systems, but it can significantly degrade SSD I/O performance that is critical to data-intensive applications. Through extensive real-device characterizations, we introduce new opportunities to significantly reduce read-retry latency by exploiting advanced architectural features widely adopted in modern SSDs. Therefore, this work emphasizes the importance and effectiveness of optimizations based on comprehensive understanding of the storage firmware, architecture, and device characteristics.

Citation for Most Influential Paper Award. This paper proposes new techniques to optimize the read-retry mechanism, which is essential to ensuring the reliability of modern NAND flash-based SSDs at the expense of significant latency overhead. This work is the first to demonstrate that the large reliability margin in modern SSDs can be used to improve the read latency, which has impacted many real SSD designs and inspired many creative follow-on works to achieve high I/O performance by better exploiting the performance-reliability trade-off.
References


